

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vinginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/746,854	12/22/2000	James Morrow	10407/476	7292
7	590 08/19/2003			
Brown Raysman Millstein Felder & Steiner LLP 900 Third Avenue New York, NY 10022-4728			EXAMINER PATEL, NIKETA I	
			2182	6
			DATE MAILED: 08/19/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Appl	ication No.	Applicant(s)	<u> </u>				
	09/7	46,854	MORROW E	ET AL.	X				
Office Action Summar		·	Art Unit						
_		a I. Patel	2182						
The MAILING DATE of this com				ce address					
Period for Reply									
A SHORTENED STATUTORY PERIC THE MAILING DATE OF THIS COMM - Extensions of time may be available under the prov after SIX (6) MONTHS from the mailing date of this - If the period for reply specified above is less than th - If NO period for reply is specified above, the maxim - Failure to reply within the set or extended period for - Any reply received by the Office later than three mo earned patent term adjustment. See 37 CFR 1.704	IUNICATION. isions of 37 CFR 1.136(a). In communication. irty (30) days, a reply within th um statutory period will apply reply will, by statute, cause th nths after the mailing date of the	no event, howevene statutory minimand will expire SI	er, may a reply be timely filed um of thirty (30) days will be considere K (6) MONTHS from the mailing date of ecome ABANDONED (35 U.S.C. § 13	of this communication. 33).					
Status 1) Respensive to communication (s) filed on								
1) Responsive to communication(2a) This action is FINAL.	s) filed on 2b)⊠ This actio	on is non fin	n1						
2a) This action is FINAL.3) Since this application is in cond	<i>^</i> —			to the merite is					
closed in accordance with the p									
4)⊠ Claim(s) <u>1-34</u> is/are pending in	the application.								
4a) Of the above claim(s)	is/are withdrawn from	n considerat	ion.						
5) Claim(s) is/are allowed.									
6)⊠ Claim(s) <u>1-34</u> is/are rejected.									
7) Claim(s) is/are objected t	0.								
8) Claim(s) are subject to re	striction and/or electi	on requirem	ent.						
Application Papers									
9)⊠ The specification is objected to b	*								
10) The drawing(s) filed on is/		-	•	25(-)					
Applicant may not request that an 11) The proposed drawing correction	· •		•						
If approved, corrected drawings a				kanimer.					
12) The oath or declaration is objected									
Priority under 35 U.S.C. §§ 119 and 120	•								
13) ☐ Acknowledgment is made of a c		ty under 35 !	J.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None	of:		. , , , , , , , , , , ,						
1. Certified copies of the priority documents have been received.									
2. Certified copies of the price									
Copies of the certified copaphication from the Ir See the attached detailed Office a	ternational Bureau (F	PCT Rule 17	.2(a)).	ional Stage					
14)⊠ Acknowledgment is made of a cla	im for domestic priori	ty under 35	U.S.C. § 119(e) (to a provis	sional applicatio	n).				
a) ☐ The translation of the foreign 15)☐ Acknowledgment is made of a cla	• • •	• •							
Attachment(s)	•	-							
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Reviols Information Disclosure Statement(s) (PTO-144) 		5) 🔲 N	nterview Summary (PTO-413) Par lotice of Informal Patent Application of ther:						

Art Unit: 2182

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-34 are rejected under 35 U.S.C. 102(e) as being anticipated by Weinreb U.S. Patent Number: 6,195,690 (hereinafter referred to as "Weinreb".)
- 4. **Referring to claim 1**, *Weinreb* teaches a generic device controller unit system for facilitating interaction between a processor and any number of peripheral devices, the system comprising (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-15): a general purpose device controller (see figure 1 element 103) employing true real time peripheral device control, wherein the device controller interfaces between a non-true real time operating system (see figure 1 element 101) and the peripheral devices (see figure 1 element 105, 104), thereby allowing a non-true real time operating system to implement true real time control of the peripheral devices (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-15);

Art Unit: 2182

and a data and protocol communications interface, wherein the communications interface connects the processor and the peripheral devices, thereby allowing the processor to utilize a single protocol and associated data to communicate with the peripheral devices which may be utilizing protocols and associated data which are different than that used by the processor (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23; column 6 – lines 66-67; column 7 – lines 1-15.)

- 5. **Referring to claim 12**, *Weinreb* teaches a generic device controller unit (see figure 1 element 103) system for facilitating interaction between a processor (see figure 1 element 101) and any number of peripheral devices (see figure 1 element 105, 104), the system comprising a general purpose device controller employing true real time peripheral device control (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-15): wherein the device controller allows a non-true real time operating system to interface with various non-specific peripheral devices, thereby allowing a non-true real time operating system to implement true real time control of peripheral devices without a processor requiring either a real time kernel or a layered true real time operating system (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-15.)
- 6. **Referring to claim 19**, *Weinreb* teaches a generic device controller unit (see figure 1 element 103) system for providing a data and protocol communications interface which

Art Unit: 2182

facilitates interaction between a processor (see figure 1 – element 101) and any number of peripheral devices (see figure 1 – element 105, 104), the system comprising: a general device data and protocol communications interface (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23; column 6 – lines 66-67; column 7 – lines 1-15), wherein the communications interface connects a processor and various peripheral devices, thereby allowing the processor to utilize a single protocol and associated data to communicate with the various peripheral devices which may utilize different protocols and associated data than that used by the processor (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23; column 6 – lines 66-67; column 7 – lines 1-15.)

7. **Referring to claim 24**, *Weinreb* teaches a method for providing a data and protocol communications interface (see figure 1 – element 103) to facilitate interaction between a processor (see figure 1 – element 101) and any number of peripheral devices (see figure 1 – element 105, 104), the method comprising: interfacing between a non-true real time operating system and various non-specific peripheral devices (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23; column 6 – lines 66-67; column 7 – lines 1-15); employing true real time peripheral device control through a generic device controller unit, wherein the device controller allows the processor to implement true real time control of the peripheral devices without the non-true real time operating system requiring either a real time kernel or a layered true real time operating system (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23;

Art Unit: 2182

column 6 – lines 66-67; column 7 – lines 1-15); and providing a protocol and associated data communications interface between the processor and the peripheral devices, thereby allowing the processor to utilize a single protocol and associated data to communicate with the peripheral devices which may utilize different protocols and associated data then that used by the processor (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23; column 6 – lines 66-67; column 7 – lines 1-15.)

- 8. **Referring to claims 2, 13, 25**, *Weinreb* teaches that the generic device controller unit system produces true real time peripheral device control while interfaced with a non-true real time operating system running standard non-true real time software (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-15.)
- 9. **Referring to claims 3, 14, 20, 26**, *Weinreb* teaches that the generic device controller unit system functions as a distributed processing environment (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)
- 10. **Referring to claim 4, 27**, *Weinreb* teaches that the generic device controller unit system further includes customized system drivers (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)

Art Unit: 2182

- 11. **Referring to claims 5, 21, 28**, *Weinreb* teaches that Universal Serial Bus is the default communication protocol between the generic device controller unit system and the processor (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)
- 12. **Referring to claims 6, 18, 29**, *Weinreb* teaches that the generic device controller unit system interfaces with the non-true real time operating system that functions in a Win32 environment (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)
- 13. **Referring to claims 7, 15, 22, 30**, *Weinreb* teaches that the generic device controller unit system is an input/output device interface for a processor to peripheral devices (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)
- 14. **Referring to claims 8, 16, 31**, *Weinreb* teaches that the generic device controller unit system provides real time device control to resource management capabilities of a standard non-true real time operating system (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)

Art Unit: 2182

15. **Referring to claims 9, 17, 32**, *Weinreb* teaches that the generic controller unit system produces true real time peripheral device control without the higher level functionality of the processor (see column 2 – lines 34-67; column 3 – lines 1-32; column 3 – lines 50-67; column 4 – lines 1-67; column 5 – lines 1-23; column 6 – lines 66-67; column 7 – lines 1-20.)

- 16. **Referring to claims 10, 33**, *Weinreb* teaches that the generic device controller unit system produces true real time peripheral device control without the processor using a true real time kernel (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)
- 17. **Referring to claims 11, 34**, *Weinreb* teaches that the generic device controller unit system produces true real time peripheral device control without the processor utilizing a layered true real time operating system (see column 2 lines 34-67; column 3 lines 1-32; column 3 lines 50-67; column 4 lines 1-67; column 5 lines 1-23; column 6 lines 66-67; column 7 lines 1-20.)

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following documents have been made record of to further show the state of the art as it pertains to real-time peripherals, which are controlled by a non-real time operating system.

Wandler et al. U.S. Patent Number: 6,226,700

Art Unit: 2182

Young et al. U.S. Patent Number: 6,434,644

Amrany et al. U.S. Patent Number: 6,427,179

Greger et al. U.S. Patent Number: 6,553,439

Crouch et al. U.S. Patent Number: 6,259,781

Hadland U.S. Patent Number: 6,405,254

Aronson et al. U.S. Patent Number: 6,128,673

Bowling U.S. Patent Number: 5,752,008

Hansen U.S. Patent Number: 5,933,656

Emmert et al. U.S. Patent Number: 6,334,160

Ishikawa et al. U.S. Patent Number: 6,339,424

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Niketa I. Patel whose telephone number is (703) 305 4893. The examiner can normally be reached on M-F 9:00 A.M. to 5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jeffrey A. Gaffin can be reached on (703) 308 3301. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

NP

RIM HUYNH PRIMARY EXAMINER 8/18/03

Page 8